We investigate the theoretical limits of the effect of the quantum interaction distance on the speed of exact quantum addition circuits. For this study, we exploit graph embedding for quantum circuit analysis. We study a logical mapping of qubits and gates of any (log n)-depth quantum adder circuit for two n-qubit registers onto a practical architecture, which limits interaction distance to the nearest neighbors only and supports only one-and two-qubit logical gates. Unfortunately, on the chosen k-dimensional practical architecture, we prove that the depth lower bound of any exact quantum addition circuits is no longer (log n), but ( k √ n). This result, the first application of graph embedding to quantum circuits and devices, provides a new tool for compiler development, emphasizes the impact of quantum computer architecture on performance, and acts as a cautionary note when evaluating the time performance of quantum algorithms. 
INTRODUCTION
Quantum computers may outperform classical computers on certain problems. One example is Shor's large number factoring algorithm [Shor 1997] , which can factor a large number within polynomial complexity. For this problem, although there is no proof that polynomial time classical algorithms are impossible, the best known classical algorithm suffers from superpolynomial-time complexity [Kleinjung et al. 2010] . As a second example, Grover's database search algorithm [Grover 1996 ] can help to find the desired item from an unstructured database search space of n elements in O( √ n) computational steps. Since the classical upper bound for the unstructured database search is O(n), the prospect for significant speedup using quantum computers is promising.
Many other quantum algorithms have been proposed recently, and the design of quantum algorithms is an active research area [Bacon and van Dam 2010; Mosca 2008] .
In general, the calculation of the speedup of a quantum algorithm over a classical one is based on an ideal quantum computer model, similar to the Random Access Machine model [Knuth 1998 ] for classical computing. Hence, we can say that the quantum speedup in the literature is the "optimistic" performance improvement. However, if we take into account the real physical constraints on practical quantum computing machines, the quantum speedup may decrease, especially when considering the circuit depth (time performance). Some upper bounds on the mapping of quantum arithmetic circuits from the ideal model to specific and practical models have been investigated [Cheung et al. 2007 ]. On the other hand, very little work has been done to analyze the lower bounds. In this work, we focus on the lower bounds when practical constraints are accounted for the quantum circuit.
While we are interested in the general problem of hardware/software codesign for quantum computers, we focus here on the problem of addition for two n-qubit numbers. Addition is a well-defined problem, making direct comparison of competing solutions straightforward. It is also a fundamental building block for important applications, such as Shor's factoring algorithm. For an ideal quantum computer model, such as the arbitrary concurrent (AC) [Van Meter and Itoh 2005] architecture, several types of circuit with a depth of O(log n) have been designed [Draper et al. 2006; Van Meter and Itoh 2005] .
In this study, we establish a quantum depth lower bound for adders when the quantum interaction distance is only one, using the nearest-neighbor, two-qubit, and concurrent execution (NTC) [Van Meter and Itoh 2005] architecture. Arithmetic circuits are large and complex unitary transforms, usually decomposed into circuits of one-, two-and three-qubit quantum gates. If the target and source qubits of, for instance, a controlled-NOT gate are not neighbors, the target or source qubit must be transported to a neighboring position by using SWAP operations, or using a chain of gates, as shown in Section 2.2. Therefore, on a practical quantum computer, a number of SWAP operations is necessary to emulate the behavior of a quantum adder running on an ideal machine, increasing the circuit depth. In our study, we consider the k-dimensional (kD) NTC architecture. Because conventional quantum computer architectures are based on one-, two-, and in some cases three-dimensional structures, it might seem to be sufficient to consider only these dimensions for practical use. However, higher dimensions are investigated also for analyzing the general situation; as interconnects improve, we may see structures with higher-dimension interconnects. The Caltech Cosmic Cube [Seitz 1985 ], for example, used a six-dimensional hypercube interconnect and others reached ten dimensions [Athas and Seitz 1988] before twoand three-dimensional lattices and tori became the de facto standard for classical multicomputers. Then our question can be rephrased as determining whether or not an (log n)-depth quantum adder exists for these models, where ( f (n)) indicates that the circuit is asymptotically bounded below by some constant multiple of f (n).
To investigate the theoretical limit of the ideal depth lower bound on these quantum architectures, we exploit some graph theoretical approaches such as graph embedding, for the first time. We show that any (log n)-depth quantum Boolean circuit on the AC architecture can be modeled as a set of log-depth binary trees (LBTs) and that an adder circuit can be described as a set of Boolean circuits, resulting in a set of LBTs where each LBT produces one qubit of the sum. Then the question can be rephrased again to ask how much additional depth is required for embedding a log-depth binary tree into a kD graph having edges between neighboring nodes for the corresponding kD NTC architecture. In graph embedding for quantum circuits, the additional depth caused by the necessary SWAP operations is measured by the dilation value. Based on the analysis of dilation, for embedding a log-depth binary tree into the target graph, we find that the theoretical depth lower bound is ( k √ n) for the kD NTC structure. Therefore, there is no (log n)-depth quantum adder on any kD NTC structure by simple logical mapping, due to the practical limitation of the interaction distance.
This work is organized as follows. Section 2 describes several quantum architectures, long-distance quantum gates, quantum Boolean circuits, exact and approximate quantum adders, log-depth binary tree, and graph embedding. Section 3 studies the depth lower bounds of the quantum addition circuits on the target quantum architectures. Section 4 describes how a typical O(log n)-depth adder, the carry lookahead adder, can be mapped to a set of log-depth binary trees. Section 5 discuss some related work and the differences from ours. Section 6 concludes this article with several research questions.
BACKGROUND

Quantum Computer Architectures
Some systems, such as those using "flying qubits" held on photons and measurementbased quantum computing [Raussendorf et al. 2003 ], allow an approximation of arbitrary-distance interaction. At the other extreme, there is the NTC [Van Meter and Itoh 2005] architecture allowing the nearest neighbor interaction only, with oneor two-qubit gates executing concurrently. Since most quantum computer proposals are based on variations of this model, we focus on the NTC model. Depending on the layout of qubits, there are three architectures as follows.
-1D NTC Model. The 1D model, called Linear Nearest Neighbor (LNN) [Fowler et al. 2004] , consists of qubits located in a single line. In this model, only two neighboring qubits can interact. Some trapped-ion systems [Häffner et al. 2005 ] and liquid nuclear magnetic resonance (NMR) [Laforest et al. 2007] technologies are experimental systems based on this model. The original Kane model [Kane 1998 ] is also based on this model. The effects of the 1D NTC model on performance have been investigated for the quantum Fourier transform [Takahashi et al. 2007; Van Meter 2004] and for Shor's algorithm [Kutin 2007 ]. -2D NTC Model. The 2D NTC model is a lattice structure where the links are located on a two-dimensional Manhattan grid. In this model, a qubit can interact with four neighboring qubits unless, of course, it is on an edge of the grid. Therefore, it can help to reduce the communication cost over the 1D NTC model. Several proposed quantum technologies will correspond to this model, such as the array of trapped ions [Häffner et al. 2005] and Josephson junctions [Douçot et al. 2004; Helmer et al. 2007 ]. -3D NTC Model. The 3D NTC model is simply a set of 2D lattices stacked in the third dimension. As expected, since a qubit can interact with six neighboring qubits, it has more flexibility than the 2D NTC model. Although it has some advantages over the 2D NTC model, it suffers from the difficulty of controlling an individual qubit embedded deep in a 3D structure, as well as difficult fabrication. However, some approaches have been proposed based on this model [Pérez-Delgado et al. 2006 ].
Long-Distance Quantum Gates
In systems that do not directly support long-distance interactions, we must construct circuits of building blocks using only nearest-neighbor operations. Nearest-neighbor operations can be used in three ways to effect gates between two qubits that are initially stored some distance apart:
-swap one or more of the qubits we wish to interact along a path in the graph that will bring the qubits together; -execute logical gates in a chain along a path so that the end result is the desired gate; or -use the graph links to create long-distance entanglement (Bell pairs) that can be used to execute long-distance gates ("telegate") or to teleport data qubits.
We focus primarily on the first method, but let us briefly examine the other two. It is well known that a carefully-chosen chain of neighboring gates can act equivalently to a long-distance gate. For example, on a line of qubits A , B, C with the notation CNOT(control,target) and gates ordered left to right,
This approach results in identical asymptotic circuit depth and complexity as the swapping approach, as the gates must be cascaded in an identical fashion. Constant factors can vary, however, as a result of the usage pattern of the variables and the gate execution time; in general, the principle of locality [Hennessy and Patterson 2006] suggests moving the variable will be more effective than using the gate chain method. A long-distance Bell pair can be created using pairwise entangling gates along a path in the connectivity graph, measuring the middle qubits, and propagating a Pauli frame correction to the end points, as done in quantum repeaters and measurementbased quantum computation [Dür et al. 1999; Raussendorf et al. 2003 ]. The quantum operations in this approach can be executed in only two time steps; however, the classical information will be limited by the speed of signal propagation in the system. This limitation assumes that non-Clifford group operations are executed at each end of the movement. For our purpose, this restriction holds, as addition circuits require non-Clifford group operations. Equally important, this approach consumes significant spatial resources: the intermediate qubits along the path cannot hold important data values, as they are measured and discarded.
Browne et al. have recently shown that one-way quantum computation (measurement-based quantum computation) is equivalent in power to unbounded-fanout circuits [Browne et al. 2009 ]. Our results are argued using both the fanout and the computational aspects of the problem.
Thus, the results presented here are restricted: they are not yet shown to apply to measurement-based quantum computation, they assume that classical signal propagation is restricted to the same connectivity as the quantum operations, and the operations of interest before and after data movement must be non-Clifford group operations. However, preparing large cluster states for the measurement-based quantum computation is still very hard [Cialdi et al. 2010; Lin and He 2010; Vallone et al. 2010] , and our results apply to many of the most promising quantum computer architectures, including those based on Calderbank-Shor-Steane codes [Calderbank and Shor 1996; Shor 1995; Steane 1996a Steane , 1996b Van Meter III 2006] .
Quantum Boolean Circuit
A classical Boolean circuit is a circuit for n inputs with one output. Since the number of outputs is one and the value of the output is zero or one, sometimes a classical Boolean circuit can be called a binary decision circuit. As with classical Boolean circuits, in a quantum Boolean circuit, our goal is to compute a single output qubit that is a function of the n input qubits. The final output is stored in the output qubit, and any ancillae may be cleaned by undoing the computation.
On the Effect of Quantum Interaction Distance on Quantum Addition Circuits 11:5 Fig. 1 . An example of a log-depth binary tree and its application. (left) The root node 1 has two children, 2 (left child) and 3 (right child). Likewise, nonleaf nodes 2 and 3 each have two children. The smallest depth of the log-depth binary tree is log n , where n is the number of nodes. (right) A mapping of a 6-bit AND circuit a 1 ∧ a 2 ∧ a 3 ∧ a 4 ∧ a 5 ∧ a 6 with two-input AND gate is shown. A circuit with two-input gates can be modeled as a log-depth binary tree where the initial input is mapped to the leaf nodes, all two-input gates to the nonleaf nodes, and the final output to the root-node.
Quantum Addition
In-place addition on a quantum computer performs the transform |a, b → |a, a + b , where |a and |b are n-qubit registers holding binary numbers. If we consider each summation output as a single output qubit, the quantum addition circuit consists of a set of quantum Boolean circuits, one for each output qubit.
Numerous quantum addition algorithms have been proposed, and even implemented at small scales, based on classical addition algorithms. Ripple-carry algorithms include those proposed by Vedral et al. [1996] , Beckman et al. [1996] , Cuccaro et al. [2004] , and Takahashi [2009] . The depth of ripple-carry adders is linear in the length of the numbers being added, and they typically do not require long-distance interactions. Logarithmic-depth adders, including the carry-lookahead and conditionalsum adders, have been designed using longer-distance operations [Draper et al. 2006; Van Meter and Itoh 2005] , assuming the AC abstraction architecture; one of these has been adapted to measurement-based quantum computation [Trisetyarso and Van Meter 2010] .
Note that the above adders are exact, rather than approximate, integer adders. That is, we expect that |0111...11 + |0000...01 will yield the result |1000...00 . However, we can consider non-exact adders. Draper proposed an O(log n)-depth adder based on the quantum Fourier transform [Draper 2000 ]. This adder is quite different from the above adders since it is based on a genuine quantum approach, rather than classical techniques. While for approximate arithmetic the circuit depth may be less than O(n), in order to achieve full n-qubit precision, the depth is O(n).
Log-Depth Binary Tree
A log-depth binary tree is defined as a class of binary tree [Weisstein 2010 ] that has one root, one or two child nodes from each nonleaf node, and all other leaf nodes. In a tree, the depth can be defined as the number of nodes in the longest path from the root to any leaf node. For a log-depth tree, the highest depth must be O(log n), when the number of leaves is n. Figure 1 is an example of a log-depth binary tree and its application. Since many digital algorithms are based on binary decisions with oneor two-input gates, the log-depth binary tree is a very useful model. Likewise, many acyclic circuits with one-or two-input gates can be modeled as log-depth binary trees. Therefore, we use the log-depth binary tree for the analysis of arithmetic quantum circuits on the NTC architecture.
Graph Embedding
Graph embedding is a widely used tool for analyzing the performance of different structures [Diestel 2005] . A guest graph G is embedded on a host graph H when the nodes in G are mapped to the nodes in H, and the edges in G are mapped to paths in H. Figure 2 shows an example of embedding a log-depth binary tree (leftmost) into a line graph (rightmost). Each node in G is mapped to a node in H. The two edges (1,5) and (4,6) in G cannot be directly mapped to any edge in H, but can be mapped to paths, as shown by the dotted lines. Graph embedding has many interesting properties [Keh and Lin 1997 ].
-dilation. The dilation is defined as the maximum distance between adjacent nodes in H after embedding. In general, the dilation lower bound is calculated as [Unger 2008 ] diameter o f the host graph diameter o f the guest graph .
In Equation (2), the diameter of a graph G is defined as the maximum distance between any two nodes in G, where the distance between two nodes u and v is the number of hops in the shortest path between u and v. The lower bound of dilation occurs when there is a mapping with the smallest increase of the distance between nodes in the guest graph. To achieve this, first, we can map the longest path (diameter) of the guest graph to the longest path of the host graph. Then, for the remaining paths, we choose the longest path again and map it to the longest path of the host graph. We repeat this procedure until all paths find the corresponding paths in the host graph. During each round, the path of the guest graph has to be mapped to a path of the host graph with the same or larger distance. Therefore, the lowest ratio of the diameters for the guest and the host graphs is the lower bound of the dilation value. For example, as shown in Figure 2 , the dilation is two since the edge (1,5) in G must be embedded into a path (1,2)&(2,5) in H. Therefore, to emulate the interaction between 1 and 5 in G, two interactions are required, between 1 and 2, and 2 and 5, in H. -expansion. The expansion is defined as the ratio of the number of nodes in H over the number of nodes in G. -load. The load is defined as the maximum number of nodes in G which must be embedded into a node in H. -congestion. The congestion is defined as the maximum number of edges in G which must be embedded into an edge in H.
In our study we consider only the dilation. In circuit complexity studies [Vollmer 1999 ], the dilation can be used to find the depth increase of a base circuit when the circuit has to be mapped to a certain architecture.
DEPTH LOWER BOUNDS
First, we need to understand the depth lower bound of quantum Boolean circuits for n inputs when only one-and two-qubit gates are allowed, with no limitation of interaction distance.
FACT 1. The depth lower bound of an exact quantum Boolean circuit for n inputs is (log n) when only one-or two-qubit gates are allowed, without limitation of interaction distance.
PROOF. We consider the general structure of any (log n)-depth quantum Boolean circuit. Any (log n)-depth quantum Boolean circuit can be executed in the following manner. For generating the final output qubit, a two-qubit gate (which we will place at the root of the binary tree) must be applied to two temporary input qubits which are generated at the previous level. These temporary two input qubits are generated from other two-qubit gates with each set of temporary two input qubits which are generated at the previous level. This backtracking must continue until the temporary input qubits are the same as the actual input qubits. We need to calculate how many levels are needed. Since each two-qubit gate needs two inputs, the number of temporary inputs doubles. Hence, if the level of backtracking is k, then the number of inputs is 2 k . Therefore, the minimum level of backtracking or levels must satisfy 2 k ≥ n, and hence k ≥ log n . In this manner, we can make any (log n)-depth quantum Boolean circuit with one-and two-qubit gates, as explained by Cleve and Watrous [2000, p. 532] .
Next, we need to investigate the graph structure of an (log n)-depth quantum Boolean circuit.
THEOREM 1. Any (log n)-depth quantum Boolean circuit can be represented by a log-depth binary tree when only one-or two-qubit gates are allowable with no limitation of interaction distance.
PROOF. The one-and two-qubit gates in a quantum Boolean circuit can be mapped to nonleaf nodes and the root node in the log-depth binary tree. The root node contains the final output. The actual inputs can be mapped to leaf nodes. The two inputs for each two-qubit gate can be mapped to the left and the right child nodes for the corresponding parent node. In this manner, we can map any (log n)-depth quantum Boolean circuit into a log-depth binary tree. Note that the edges in the graph represent the information flow from the child node to the parent node. The time for communication of information between the child and the parent node is ignored in this analysis. Mapping an (log n)-depth quantum Boolean circuit (left) for an 8-bit PARITY function into a logdepth binary tree (right). The inputs of the left are mapped to the leaf nodes in the right. Two-qubit gates in the left are mapped to non-leaf nodes in the right. Final output is generated on the root node.
As an example, a mapping of a quantum Boolean circuit for an 8-qubit PARITY function into a log-depth binary tree is shown in Figure 3 . In the first level, four CNOT operations-CNOT 1,0 , CNOT 1,1 , CNOT 1,2 , and CNOT 1,3 -are applied to the corresponding qubits. The outputs are stored in Q 1 , Q 3 , Q 5 , and Q 7 , respectively. In the second level, two CNOT operations-CNOT 2,0 and CNOT 2,1 -are applied to the output qubits from the first level. The results are stored in Q 3 and Q 7 . In the last level, one CNOT operation CNOT 3,0 is applied, and the result is stored in Q 7 . Now we can map this circuit into a log-depth binary tree, as shown in the right part of Figure 3 . In the figure, input qubits are mapped to the leaf nodes. The CNOT operations in the circuit are mapped to the nonleaf nodes in the log-depth binary tree. The final output is stored in the root node.
THEOREM 2. A quantum Boolean circuit for a summation output s i can be mapped to a log-depth binary tree when only one-and two-qubit gates are used without limitation of interaction distance.
PROOF. A summation output s i can be generated by an exact quantum Boolean circuit for n inputs since the input carry for s i position depends on all a i and b i where i ∈ {0, · · · , i − 1}. Therefore, the depth lower bound of the quantum Boolean circuit for s i is (log n) by Fact 1. Since a quantum Boolean circuit with (log n)-depth can be mapped to a log-depth binary tree as shown by Theorem 1, a quantum Boolean circuit for a summation output s i can be mapped to a log-depth binary tree.
Up to this point, we have discussed a quantum Boolean circuit for s i and its log-depth binary tree structure. To reduce the overall addition time, each summation output s i must be generated as fast as possible, so the quantum Boolean circuits for all output qubits s i must be executed in parallel. However, since each summation output s i needs to use the inputs a j and b j , where j ∈ {0, · · · , i}, copies of the inputs a j and b j must be prepared for each quantum Boolean circuit for s i . Therefore, each input a j and b j must be fanned out for each quantum Boolean circuit for s i , and hence must be fanned out at most n − j times. FACT 2. A fanout circuit for a single qubit to n target qubits can be mapped to a log-depth binary tree.
PROOF. We prove this by construction. For example, an input qubit |a 0 can be fanned out four times, as shown in Figure 4 . Since a CNOT gate fans out one input into two outputs, the depth lower bound is (log n). Now, we want to know the depth lower bound of any quantum addition circuit when only one-and two-qubit gates are allowed with no limitation of interaction distance. For the general case, we define the gate width g to mean that one-to g-qubit gates are allowed.
THEOREM 3. On a quantum computer architecture of limited gate width g, no quantum adder can be asymptotically faster than one composed of a set of quantum Boolean circuits, where each circuit can be mapped to a log-depth binary tree.
PROOF. This theorem is founded on the information flow in an addition circuit. First, we discuss the case of the gate width g = 2, meaning only one-and two-qubit gates are allowed. To minimize the depth of the circuit, we need to maximize the parallelism in the circuit. Hence, we can consider the overall circuit to consist of n + 1 separate quantum Boolean circuits, one to calculate each output qubit (including the final carry out). We call this phase of the circuit the computation part.
The gate width limits the use of each input qubit. Because the i-th output qubit depends on all of the input qubits |a j and |b j for all j ≤ i, each quantum Boolean circuit for each output must have its own copy of the input qubits before execution, in order to run concurrently. Therefore, we need to construct another circuit to fanout the input qubits, making one copy for each tree. 1 We call this phase the fanout part of the addition circuit.
After the fanout of the input qubits, the n summation and one output carry quantum Boolean circuits are executed in parallel.
Similar arguments follow for any fixed gate width g > 2. Now we consider a graph structure for quantum addition circuit. As we already discussed, the addition consists of two parts: the fanout part and the computation part. By Fact 2 and Theorem 2, a quantum addition circuit can be mapped to a set of log-depth binary trees.
We observe that this construction is efficient in time, but not in space; O(n 2 ) physical qubits are required. In practice, both the carry-lookahead and conditional-sum adders (the two known types of O(log n)-depth quantum adders) do not require the full fanout of data, but reuse the input qubits and partial results more efficiently. However, the proof above shows that no circuit can do better than this construction in the circuit depth.
We have now explained how to map a quantum addition circuit to a set of log-depth binary trees. Next, we show how to embed such a log-depth binary tree into a kD mesh structure, which is the graph structure for the kD NTC architecture. PROOF. To understand the effect of graph embedding, we need to calculate the dilation of embedding a guest graph into a host graph. The dilation of a graph mapping is the ratio of the diameters. Formally, the dilation for graph mapping a guest graph to a host graph is calculated by Equation (2).
In our study, the guest graph is a log-depth binary tree whose diameter is (log n) since the max distance is between the two leaves where the path passes through the root node. On the other hand, the host graph is a kD mesh graph whose diameter is (
Therefore, the dilation of graph embedding from a log-depth binary tree into a kD mesh graph is ( k √ n log n ) as shown by Heckmann et al. [1991] . Finally, the depth of the embedded graph is (
, since the depth of the guest graph increases by the dilation factor.
THEOREM 4. The depth lower bound of the exact quantum addition circuit on the kD NTC structure is
PROOF. By Theorem 3, a depth-optimal quantum adder can be mapped to a set of log-depth binary trees. By Fact 3, a log-depth binary tree can be embedded in a kD mesh with a depth of ( k √ n). Therefore, a depth-optimal exact quantum addition circuit in the AC architecture can be mapped into the kD NTC architecture with a depth of (
Therefore, there is no (log n)-depth quantum adder on the kD NTC quantum computer model.
CASE STUDY: CARRY LOOKAHEAD ADDER
We show how a carry-lookahead adder (CLA) can be mapped to a set of log-depth binary trees as follows. Let us consider the computation part first. Conceptually, the computation part of the CLA works in two steps: 1) find all i-th carry value concurrently and then 2) generate i-th summation value concurrently, as shown in Figure 5 .
A carry-lookahead adder consists of three networks: generate for g i , propagate for p i , and carry-lookahead for c i . The final results s i = a i ⊕ b i ⊕ c i will be calculated for all i in parallel.
In the first step, g i = a i ∧ b i and p i = a i ⊕ b i are generated at the same time for all i. Since g i and p i depend only on a i and b i , there is no information dependency and hence each g i and p i can be generated concurrently. On the other hand, the On the Effect of Quantum Interaction Distance on Quantum Addition Circuits 11:11 Fig. 5 . Two steps of addition for a (log n)-depth adder for n qubits. In the first step, carry values for each position are generated concurrently. This step is log n depth. In the second step, each summation output is generated concurrently by using the corresponding carry value.
carry c i+1 is generated by using carry lookahead logic [Ercegovac and Lang 2003 ] as follows.
As Equation (3) explains, c i+1 depends on all g j and p j where j ∈ {0, · · · , i}.
Although the final summation s i = a i ⊕ b i ⊕ c i depends on a i , b i , and c i , the depth is bounded by the circuit for c i . From Equation (3), we know that the carry-lookahead logic consists of the summation of products. Therefore, in the first step, each product term must be generated, and then all products must be summed. As a result, we need to map each product into a log-depth binary tree, and the last summation part into another log-depth binary tree.
Let us first consider the product terms. Although there are many products, it is sufficient to consider the worst case p i ∧ p i−1 ∧ p i−2 ∧ · · · ∧ p 0 ∧ c 0 since other products can be mapped in the same way. This product is generated as the AND function of i + 1 p i values and c 0 . An AND function for i + 2 inputs can be implemented by using a log-depth binary tree with some additional qubits as shown in Figure 6 (a).
Since a two-qubit AND gate cannot be implemented directly, we use CCNOT and SWAP gates for it as shown in Figure 6 (b). Note that this construction needs one ancilla since the two-input AND gate cannot be designed as a unitary gate without using an extra qubit, which increases the overhead. However, this overhead is linear in this case since the maximum overhead is n because the number of AND gates is n. Although the SWAP operator is not technically necessary, we introduce it in order to have a consistent representation, storing the output on one of the input qubits.
Because the NTC architecture allows only one-or two-qubit gates, we must further decompose the CCNOT gate; one such decomposition is shown in Figure 6 (c). The given decomposition is based on Figure 1 of Shende and Markov [2009] with Hadamard gate H, the gate T = exp(iπs z /8), and its conjugate T , which are suitable for fault-tolerant gate implementation. Therefore, each AND gate in the log-depth binary tree can be implemented by a constant number of one-and two-qubit gates, which increases the coefficient part of the circuit complexity. Note that the ancilla can be initialized again after completing the whole addition by uncomputing in the usual fashion [Bennet 1973] . In this way, we can generate each log-depth binary tree for each product. Now let us consider the final summation of products. The summation in the Boolean function requires an OR function, and the structure of the OR function is almost same as the AND function. Hence, we can generate another log-depth binary tree for this summation circuit in the same way.
Thus, we can find a log-depth binary tree for generating the i-th carry value. Then, the final output can be generated by using this value with other a i and b i values. In this manner, we finally can find a set of log-depth binary trees for each output.
As we discussed in the previous section, the CLA needs another circuit for fanout of inputs for parallel computation for c i . The necessary log-depth binary tree can be built using the fanout circuit shown in Figure 4 .
Therefore, for fanout of inputs and for computation of outputs, we can find a set of log-depth binary trees.
RELATED WORK
The effects of the NTC constraints on quantum computation have been studied by several groups.
First, the effect of interaction distance on the quantum circuit synthesis has been investigated. Möttönen and Vartiainen [2006] studied the decomposition of a uniformly controlled gate into one-qubit and CNOT gates. They also investigated the effect of interaction distance on the control and target qubits on the nearest neighbor architecture. They shown that the number of gates for one-qubit and CNOTs does not dramatically increase. Similarly, Shende et al. [2006] also studied the synthesis of quantum-logic circuits. They proposed quantum multiplexor circuits, which are elementary circuits for synthesizing a given n-qubit circuit. They investigated the overhead when the architecture is limited to a linear nearest neighbor architecture, and showed that the LNN architecture increases the depth by a constant factor of nine times over the generic case. Note that the limitation of interaction distance causes some overhead in the number of gates because they focused on the general case. In this article, the focus is on the special case of addition.
Second, several quantum circuits have been redesigned with NTC constraints. Maslov investigated circuits for the quantum Fourier transform and the stabilizer code in the LNN architecture [Maslov 2007 ], as did Takahashi et al. [2007] . Maslov showed that these circuits can be mapped to an LNN architecture with linear depth limited because of interaction distance. Maslov et al. [2008] investigated the technical mapping of logical qubits to the physical qubits. Since the mapping of logical qubits to the physical qubits affects the quantum gate time, very similar to interaction distance, they show that the overall computation time heavily depends on the qubit mapping, which they call the quantum circuit placement problem. Fowler et al. [2004] investigated how to efficiently map Shor's algorithm on the 1D NTC architecture.
Third, the effect of interaction distance on the error threshold value has been investigated. Gottesman [2000] showed the existence of the error thresholds for 1D-, 2D-, and 3D-NTC architectures. Szkopek et al. [2006] have investigated the effect of the limited interaction distance on the CSS code [Calderbank and Shor 1996; Steane 1996b ] threshold values. Based on their work, many SWAP gates are necessary for implementing long distance interaction on the NTC architecture, causing a factor of about 175 times penalty in error threshold. Svore et al. [2005] also investigated the locality issue on the fault-tolerance threshold for quantum computation. Specifically, they showed that the error threshold decreases with the spatial scale-up because of coding in the NTC architecture. In general, since the NTC architecture needs additional SWAP operations for implementing long distance two-qubit gate operations, increasing the number of cases of logical errors, the error threshold value decreases with NTC constraints. Because the logical and physical topologies presented are separate, these results have no direct bearing on our arithmetic results presented here, but are indicative of the importance of the topology. Application of our graph embedding methods to these circuits would be valuable future work.
CONCLUSION AND OPEN PROBLEMS
We have investigated the effect of the allowed quantum interaction distance on the performance of arithmetic circuits. Since the proposed quantum addition circuits, such as the carry-lookahead adder, were defined with no limitation on the allowed quantum interaction distance, the depth lower bound shown in some previous papers is near to the ideal limit of O(log n). However, as we have shown in this work, when the quantum interaction distance is one, the quantum addition circuit must use a number of SWAP operations. Unfortunately, some of the SWAP operations will be in the longest path in the circuit, and hence will increase the depth lower bound. While this restriction has been recognized in practical terms in some other papers [Fowler et al. 2004; Kutin 2007; Van Meter and Itoh 2005] , it has not had a formal basis. In this study, we investigated a logical mapping of adders defined on the AC architecture into adders for the kD NTC architecture, showing ( k √ n) depth because of a practical limitation, the interaction distance by exploiting graph embedding, for the first time. Therefore, we can conclude that when the interaction distance is limited to one, there is no (log n) depth exact quantum addition circuit on any kD NTC structure by using simple logical mapping.
We should note that these results apply to the logical structure of the systems; the physical structure may differ due to the impact of quantum error correction on the physical arrangement of qubits. Also, our method can be applied to analyze reversible classical circuits as well as quantum circuits.
Although the exact quantum integer adder circuit is an important circuit, it is also desirable to analyze other quantum arithmetic circuits in the same fashion. For example, it would be interesting to investigate multipliers, modulo adders, and multipliers over Z p or G F(2 n ), as well as other application circuits. An important future extension of this work is to apply these techniques to the measurement-based quantum computation [Raussendorf and Briegel 2001; Raussendorf et al. 2003 ] model or an architecture with topological error correction such as the surface code [Bonderson et al. 2008; Fowler and Goyal 2009; Jones et al. 2010; Nayak et al. 2008; Raussendorf et al. 2007; Van Meter et al. 2010] . We also intend to expand our results to more general one-and two-qubit unitaries. Finally, as noted in the last section, applying these techniques to error correction circuits may prove enlightening.
The only tool from graph theory that we have used in this study is the dilation property of graph embedding. However, graph embedding has many other interesting properties which may affect the layout of final quantum arithmetic circuit on a specific graph structure. For example, the congestion, expansion, and load are also important [Keh and Lin 1997] , and their effects on quantum arithmetic circuits for the 1D, 2D, and 3D structures should be studied. We may investigate the results of Bein et al. [2000] in the view of embedding quantum arithmetic circuits in kD NTC structures.
